Date of Award
2012
Document Type
Dissertation
Degree Name
Doctor of Philosophy (PhD)
Department
Electrical Engineering
First Advisor
Walker, Alvernon
Abstract
New design techniques with energy-delay characteristics that are superior to that of the synchronous timing and control approach are needed today because the throughput of systems realized with this method is limited by the power dissipation of nanometer scale devices and the power management strategies developed to insure that they do not exceed device thermal constraints. A circuit timing approach that is not dependent only on the propagation delay of the critical path is required to achieve this for a specified technology and supply voltage. Optimized self-timed circuits have this characteristic and therefore outperform synchronous designs for a given energy dissipation. A novel self-timed circuit device sizing approach that is based on the circuit input data distribution and circuit branching effort is proposed in this document. The analysis is based on the Logical Effort (LE). The LE model used in this work was extracted from SPICE simulation for the TMSC 0.18um process. The performance and energy dissipation of circuits implemented with this approach is 13% and 16% respectively better than circuits designed with previously proposed approaches.
Recommended Citation
Sowells, Evelyn, "Self-Time Circuit Size Optimization For An Input Data Distribution" (2012). Dissertations. 31.
https://digital.library.ncat.edu/dissertations/31